Time-shared TMR for fault-tolerant CORDIC processors
نویسندگان
چکیده
This paper presents a low-cost approach to concurrent error correction in high-performance CORDIC processors by using time-shared triple modular redundancy. Operands are partitioned into three sets of disjoint digits and operations are performed three times on different hardware components to correct possible errors by majority voting. The approach has limited latency increase and throughput reduction. Pipelining can be used to maintain the same throughput as a conventional design.
منابع مشابه
Fault Tolerant Reversible QCA Design using TMR and Fault Detecting by a Comparator Circuit
Quantum-dot Cellular Automata (QCA) is an emerging and promising technology that provides significant improvements over CMOS. Recently QCA has been advocated as an applicant for implementing reversible circuits. However QCA, like other Nanotechnologies, suffers from a high fault rate. The main purpose of this paper is to develop a fault tolerant model of QCA circuits by redundancy in hardware a...
متن کاملFault Tolerant Reversible QCA Design using TMR and Fault Detecting by a Comparator Circuit
Quantum-dot Cellular Automata (QCA) is an emerging and promising technology that provides significant improvements over CMOS. Recently QCA has been advocated as an applicant for implementing reversible circuits. However QCA, like other Nanotechnologies, suffers from a high fault rate. The main purpose of this paper is to develop a fault tolerant model of QCA circuits by redundancy in hardware a...
متن کاملFast Error-Correcting Newton-Raphson Dividers Using Time Shared TMR
Many implementations of division are based on the Newton-Raphson method, as it quickly converges to a solution and can often utilize a multiplier that is already on chip. Applying time shared triple modular redundancy (TSTMR) to such a divider allows the use of a smaller multiplier and requires triplicating the divider circuit. The smaller multiplier completes larger multiplications in several ...
متن کاملA Fault-Tolerant Architecture For Replication In FTAG
Multiprocessor systems make it possible to reduce program execution time by using parallel processing. We present an architecture that implements triple modular redundancy (TMR) in FTAG (Fault Tolerant Attribute Grammar): a functional and attribute based model[2]. A replication scheme is developed for this architecture where three instances of a replicated job called replica are active at di er...
متن کاملFault Tolerance Technique for Dynamically Reconfigurable Processor
This paper proposes a new technique to detect and eliminates temporary faults on FPGA systems. Soft core processors which can alleviate radiation induced failures is implemented on Virtex-5 FPGA’s. This Fault tolerant technique is implemented using TMR .It recovers from configuration upsets through partial reconfiguration combined with roll-forward recovery .The lockstep scheme used here elimin...
متن کامل